Abstract-A mixer-first receiver enhanced with capacitive positive feedback is proposed to obtain a steeper filter roll-off and enhanced linearity, while keeping low noise figure. It covers all sub-6GHz cellular bands and achieves a high IIP3 of +39dBm and blocker 1dB gain compression point of +12dBm for a blocker frequency-offset of 80MHz at fLO=2GHz. The NF ranges from 2.4dB at fLO=1GHz to 5.4dB at fLO=6GHz. The chip has been fabricated in Globalfoundries 45nm SOI technology on a high resistivity substrate.
I. INTRODUCTION
To improve data rate and coverage, cellular phones based on the LTE standard have to support an ever increasing number of bands, now covering much of the spectrum up to 6GHz.The mobile receivers need to deal with large out-of-band (OOB) blockers to prevent degradation in sensitivity. Although highlinearity SAW filters are often adopted for blocker rejection, they cannot be integrated in CMOS and are not tunable, making multiband 1-6GHz support troublesome. In recent years, the exploitation of N-path filtering in mixer-first receivers showed some promise [1] [2] [3] [4] [5] . This paper proposes a higher order RF bandpass filtering mixer-first receiver enhanced with capacitive positive feedback to obtain a steeper filter roll-off, increased frequency range and enhanced linearity, capable of achieving a noise figure below 3dB.
II. RECEIVER ARCHITECTURE
Steeper filter roll-off can be realized using higher order filtering by cascading N-path filter stages coupled by gyrators [2] or gm-C filtering [3] . However, in both cases active gm cells contribute extra non-linearity and noise. To enhance IIP3 and compression point, OOB signals should preferably be rejected as early as possible by steep filtering immediately at the RF input. We propose to do this by adding a capacitive positive feedback path to the mixer-first architecture of [1] , as shown in Figure 1 . Whereas [5] adds positive resistive feedback to aid input impedance matching at low noise, our key target is selectivity enhancement at high linearity and low noise.
Capacitor C1 across the negative feedback amplifier -interacts with source impedance and mixerswitches to perform N-path filtering. As a result, a first order low-pass filter is frequency translated to a 2 nd order RF bandpass filter around fLO. Due to the Miller effect contributes = ( (1 + ) ) -1 to baseband input impedance , (see Fig. 1 ), where is • . To achieve higher order filtering, a capacitor driven by the baseband (BB) signal followed by an attenuatorare added, effectively implementing a positive feedback path. Note that and are both positive. Assuming that
, impedance of becomes higher order and is given by = + (1 − ) -1 . is the real part of the receiver input impedance which is designed to provide 50Ω matching and consists of the mixer output impedance in parallel with the scaled real part of input impedance of the BB amplifier [1] . ) associated with the positive feedback path allows for Q tuning and was designed to accomplish a Butterworth filter response. Figure 2 shows the circuit schematic of the proposed receiver. It was designed for , =10MHz, using =60pF and =106pF. The passive mixer switches are driven by 4-phase 25% duty-cycle clocks provided by a divide-by-2 circuit. The parasitic capacitors at the RF input cause the frequency of optimum S11 to shift towards frequencies lower than fLO, which was solved by introducing complex feedback via resistors [1] .
III. CIRCUIT IMPLEMENTATION

A. Higher order RF bandpass filtering realization
Due to the differential architecture, the negative gain -for the attenuator in Fig.1 can simply be implemented by wire-crossing, while passive resistors (45Ω) and (90Ω) realize high linearity attenuation. This hardly degrades NF because the resistor noise is divided by the BB amplifier gain when referred back to the RF input. The positive feedback path via serves as one of the OOB blocker bypassing paths and hence low impedance is important to maintain good blocker rejection. For this purpose capacitor is added, providing a low impedance for high blocker offset frequencies. Simplified plots of the transfer function at both the RF and BB nodes are added in Fig. 2 to clarify the concept. For frequencies up to ( 2π )
(which is normally much larger than BB bandwidth , ) the transfer function is 2 nd order low pass at the BB-amplifier input, which is upconverted to a 4 th order bandpass filter around fLO. The higher order filter shape provides better selectivity and it is especially beneficial when the OOB signal is close to the desired band. Compared to conventional mixer-first receivers, simulations indeed show 10-15dB improvement in OOB IIP3 for the same mixer switch size, bandwidth and BB amplifier gain.
B. Receiver loop stability
The receiver loop gain ( ) is given by:
where ( )= /(1 + (1 + ) ) models the gain of the amplifier, and ( ) that of the attenuator composed of , and . ( ) is the feedback factor from attenuator output to the input of BB amplifier. The loop gain ( ) should be kept below 0dB to guarantee stability. At very low frequency, is a very high impedance and (0)0 so that (0)0. When frequency increases, the impedance of and becomes lower resulting in lower ( ) and higher ( ). | ( )| is kept <-6dB and gain margin is about 6dB for a Butterworth filter realization. In the proposed receiver architecture, ( ) and ( ) vary with frequency but in opposite direction, which makes both filter shape and loop stability insensitive to PVT variations. Simulations show that the gain margin maintains >6dB for different transistor, R, C, voltage and temperature corners.
The antenna impedance may change with user proximity in a mobile phone. The proposed receiver remains stable for all passive or complex . The BW of ( ) is determined by and . At a given frequency, higher will cause lower ( ) and higher ( ) because ( ) is roughly proportional to . As ( ) and ( ) are linked, robust filter shape, loop gain and stability is achieved.
C. Low noise BB amplifier
Inverter-based baseband amplifiers [7] offer low noise with good power efficiency, while loop stability is of less concern in a single-stage amplifier. Figure 3 shows the schematic of the BB amplifier also used in [8] . Higher for and low overdrive voltage for ensures all transistors operate in their saturation region. For a differential input signal, a high gain of ( + )( || ) is achieved where and are the output impedance of and . For a pure common mode input, acts as a cascode for offering a low output impedance of 1/ and low common-mode voltagegain / . Note that traditional CMFB circuits often use in triode with small , which does not offer such low common-mode voltage gain.
IV. MEASUREMENT RESULT
The test chip has been fabricated in a GlobalFoundries 45nm SOI technology on high resistivity substrates. The Fig. 3 . Circuit schematic of low noise BB amplifier [8] .
active area is 1000umx800um and a QFN package was used. The chip photo is shown in Fig. 4 . The mixer and clock generator circuits are implemented by using floating body devices while the BB amplifier is built by body contacted devices to avoid the history and kink effect. Wideband offchip hybrids were used to provide a differential RF signal and impedance match to the 100Ω differential chip input. Figure 5 shows the measured gain and S11 as a function of RF input frequency for fLO=2GHz; 21dB gain and 20MHz -3dB BPF bandwidth is achieved. As in simulation, the passband shows a systematic slope induced by I-Q crosscoupling resistors introduced to center S11 [1] . Together with pass-band ripple, this slope can be compensated in the digital domain. The BPF roll-off becomes less steep at higher offset frequency, due to nonideal properties of the N-path filter implementation such as non-zero switch resistance and imperfect clock duty cycle [9] . As a result, the actual RF BPF rolls off less steeply than the theoretical 4 th order one. Figure 5 also shows blocker 1dB gain compression point (B1dB) as a function of the frequency offset ∆f for fLO=2GHz and a desired signal at 2.001GHz (fBB=1MHz). Already at ∆f>20MHz, B1dB>0dBm, while for ∆f>60MHz it is B1dB>+10dBm, while using only a 1.2V supply (other designs like [6] boost B1dB by increasing the supply voltage). IIP3 and IIP2 as a function of ∆f are shown in Fig. 6 . Note that IIP3 increases to almost 40dBm over less than a decade change in offsetfrequency, demonstrating the effectiveness of the higher order filtering. The achieved IIP2 is 88dBm for ∆f>80MHz. Two-tone IIP3 and IIP2 measurements were carefully executed using a test-setup with circulators, and the blocker tone frequencies were adjusted to keep the resulting IM3 or IM2 product at a BB frequency of 500kHz. Figure 6 also shows the input referred IM3 as a function of blocker power for fLO=2GHz. Note that PIIM3 follows the extrapolation line up to an input power of 0dBm! The extrapolated IIP3 for ∆f=80MHz is +39dBm which is about 10-15dB better than for a traditional mixer-first receiver [1] . Figure 7 shows the measured gain and DSB NF as a function of LO frequency. At higher frequency, RF input parasitic capacitance deteriorates the magnitude and shifts the dip in S11. Both and are programmed to optimize S11 for different LO frequencies. Note that required becomes lower and contributes extra noise for higher RF frequency. The NF ranges from 2.4dB at fLO=1GHz to 7.2dB at fLO=8GHz, remaining below 5.4dB up to 6GHz. In order to cover RFfrequencies >6GHz and to achieve low phase noise, the clock generator consumes 30mW/GHz, targeting a phase noise of -171dBc/Hz at 80MHz offset frequency (=duplexer offset). Indeed, the measured blocker NF in Figure 8 degrades only from 2.5dB to 4.7dB at 0dBm blocker power, roughly fitting the target spec. A performance summary and comparison with state-of-thearts is shown in TABLE I. The comparison clearly shows that this design achieves a significant improvement in LO frequency range, IIP2 and IIP3, while maintaining a competitive noise figure with and without blockers. This confirms the effectiveness of the higher order filtering provided by the proposed mixer-first receiver exploiting positive capacitive feedback. 
